Design of a Tapped Delay Line Time-To-Digital Converter with 0.18ΜM CMOS
نویسندگان
چکیده
This paper designed a tapped delay line Time-to-Digital Converter(TDC) based on 0.18μm CMOS, there is total level 128 voltage-controlled delay line.The symmetric delay phase-locked loop is used to increase the stability of delay chain and reduce the system clock’s skew and jitter. The simulation results show that : when the voltage is 1.8V, and the reference clock frequency is 250MHz, the least significant bit (LSB) is about 84.6 ps, the effective accuracy (RMS) is about 40.6 ps, the differential nonlinear is -0.7 LSB < DNL < 0.8 LSB, the integral nonlinear is -0.9 LSB < INL < 1.4 LSB.
منابع مشابه
A Current Balanced Logic Buffer based Time-To-Digital Converter with Improved Resolution
This paper presents design and implementation of TDC based on time stamping using current balanced logic (CBL) buffer in 0.35 μm CMOS technology. The CBL logic buffer provides smaller delay compared to widely used current starved inverter, allowing better resolution in a given technology node. The CBL buffer based tapped delay line (TDL) provides accurate reference timing signals for time stamp...
متن کامل14-Bit 1MS/s Cyclic-Pipelined ADC
This paper presents a 14-bit cyclic-pipelined Analog to digital converter (ADC) running at 1 MS/s. The architecture is based on a 1.5-bit per stage structure utilizing digital correction for each stage. The ADC consists of two 1.5-bit stages, one shift register delay line, and digital error correction logic. Inside each 1.5-bit stage, there is one gain-boosting op-amp and two comparators. The A...
متن کاملDesign of a CMOS Comparator using 0.18μm Technology
In Analog to digital convertor design converter, high speed comparator influences the overall performance of Flash/Pipeline Analog to Digital Converter (ADC) directly. This paper presents the schematic design of a CMOS comparator with high speed, low noise and low power dissipation. A schematic design of this comparator is given with 0.18μm TSMC Technology and simulated in cadence environment. ...
متن کاملOptimization of a Wideband Tapped-Delay Line Array Antenna
In this paper, an optimal approach to design wideband tapped-delay line (TDL) array antenna is proposed. This approach lets us control the array angular and frequency response over a wide frequency band. To this end, some design restrictions are defined and a multi-objective optimization problem is constructed by putting the individual restrictions together. The optimal weights of the TDL proce...
متن کاملDesign of power-efficient adiabatic charging circuit in 0.18μm CMOS technology
In energy supply applications for low-power sensors, there are cases where energy should be transmitted from a low-power battery to an output stage load capacitor. This paper presents an adiabatic charging circuit with a parallel switches approach that connects to a low-power battery and charges the load capacitor using a buck converter which operates in continuous conduction mode (CCM). A gate...
متن کامل